

R-101 Mohammad Ali Shaheed  
Housing Project Malir, Karachi-43.  
Mobile # : 0333-3951304  
Resident Tel # : 021-34502811  
E-mail: [szahid@neduet.edu.pk](mailto:szahid@neduet.edu.pk)  
D.O.B: 13-10-1986



## Zahid Ali Siddiqui

### OBJECTIVE

To pursue challenging career in an academic institute that utilizes the talent of individuals, to maximize individual's professional potential & organization's own productivity.

### EXPERIENCE

Serving as Lecturer in Department of Electronic Engineering of NED University of Engineering & Technology, Karachi **April 2010 – present**

### EDUCATION

#### ACEDAMIC

- **NED University of Engineering & Technology, ME Industrial Electronics** **2010 – present**  
Enrolled in 3<sup>rd</sup> semester, 3.7 GPA uptill
- **NED University of Engineering & Technology, BE Electronics** **2006 - 2009**  
With A-1 Grade (1<sup>st</sup> Division), 3.7 GPA
- **Adamjee Govt. Science College, FSC pre-engineering** **2003 - 2005**  
With A-1 Grade, HSC Board of Intermediate Education Karachi
- **PIA Model Secondary School, Matric Science Group** **2002 - 2003**  
With A-1 Grade, SSC Board of Secondary Education Karachi

#### COURSE / TRAININGS / INTERNSHIP

- Completed **CCNA training**.
- Completed Training of **Design & Implementation using FPGA's with Verilog**.
- Had internship at **Pakistan International Airline (PIA)**.

#### PROJECTS

- Final Year Project: System-on-chip design of "Counting & Sorting System of Steel Sheets", using 8052MCU with Human Machine Interface, for **Pakistan Steel Mill Karachi**.
- **Design of FIFO and its prototyping on FPGA**
- **Design of a flexible VGA controller & its prototyping on FPGA**
- **Automated Control of Mobile Robotic Arm using 80S52MCU.**
- **THE LINE FOLLOWING ROBOT using 8051MCU.**
- Hardware Implementation of Binary Multiplier using **BOOTHs' Algorithm**

## PIPE LINE PROJECTS

- Design of 10-giga bit Ethernet card & its prototyping on FPGA
- Design of a reconfigurable microprocessor & its prototyping on FPGA
- Design of a Viterbi decoder & its prototyping on FPGA
- Design of Low cost clicker based student attendance response system with its receiver & processor implementation on FPGA
- Design of an embedded plate form with android operating system for car tracking

## SKILLS & ABILITIES

- **PROGRAMMING LANGUAGES:** Verilog, C, Assembly, Ladder .
- **HARDWARE TOOLS** : Altera's DE-2 & Xilinx's SPARTAN-3E FPGA development boards, PIC & 8051/52 Microcontroller, 8086 Microprocessor, Siemens & Allen Bradley PLC and Parallel/Serial Port.
- **ENGINEERING SOFTWARES** : Worked on Modelsim 6.2, Quartus II, Xilinx ISE, Cadence, Matlab, ORCADE 10.0, Multisim 7.0, Electronics Work Bench, ISIS 6 Professional, 8051IDE, Filter Free.
- **MS-OFFICE TOOLS:** Expert in use of all MS-Office packages.

## HONOURS & ACHIEVEMENTS

- Secured **2<sup>nd</sup> Position** in Paper Writing Competition in SPEC 2009.
- Secured **2<sup>ND</sup> Position** in Annual Students Project Competition & Exhibition **SPEC2007**, for project "THE LINE FOLLOWING ROBOT".

## PERSONAL INFORMATION

- **NATIONALITY** : PAKISTANI
- **DATE OF BIRTH** : 13-10-1986 (24 YEARS)
- **RELIGION** : ISLAM
- **MARITAL STATUS** : SINGLE (INDEPENDENT)